关闭
浙大通行证登录

黄科杰

性别:男
职称:
单位:信息与电子工程学学院
行政职务: 毕业院校:新加坡国立大学 通信地址:浙江大学玉泉校区老生仪楼304 通信地址邮编:310027 办公电话:0571 87951754 电子信箱:huangkejie@zju.edu.cn

最近访问您主页的用户IP地址

序号 访问时间 IP地址 所在区域

序号 时间段 URL地址

发表论文

Journal


2017

  1. Kejie Huang, Rong Zhao, Yong Lian. "Racetrack Memory based Low Power and High Density Non-volatile Look-Up Table (LUT)"Elsevier Journal of Parallel and Distributed Computing(JPDC).
  2. Kejie Huang, Wei He, Rong Zhao. "A Two-Step Sensing Circuit for the Hysteresis Loop Selector based Resistive Non-Volatile Memory Arrays"IEEE Trans. on Circuits and Systems II: Express Briefs (TCASII)
  3. Wei He, Hongxin Yang, Li Song, Kejie Huang, Rong Zhao. A Novel Operation Scheme "Enabling Easy Integration of Selector and Memory". IEEE Electronics Device Letter (EDL). Vol. 38, no. 2, pp. 172 - 174, Feb. 2017.
  4. Changhong Wang; Wei He; Yi Tong; Yishu Zhang; Kejie Huang; Li Song; Shuai Zhong;
    Rajasekaran Ganeshkumar. “Memristive Devices with Highly Repeatable Analog States Boosted by Graphene Quantum Dots”. Small, 15 March 2017. (Online)
  5. 2016

  6. Kejie Huang, Rong Zhao. "Magnetic Domain-Wall Racetrack Memory based Non-volatile Logic for Low Power Computing and Fast Run-Time-Reconfiguration". IEEE Trans. on VLSI systems (TVLSI), vol. 24, no. 9, pp. 2861-2872, 2016
  7. Kejie Huang, Rong Zhao, Wei He, Yong Lian. "High Density and High Reliability Non-volatile Field Programmable Gate Array (FPGA) with Staked 1D2R RRAM Array"IEEE Trans. Very Large Scale Integration (VLSI) Systems (TVLSI), vol. 24, no. 1, pp. 139-150, 2016. 
  8. Kejie Huang, Rong Zhao, Yong Lian. "Racetrack Memory based Non-volatile Storage Elements for Multi-context FPGAs". IEEE Trans. on VLSI systems (TVLSI), vol. 24, no. 5, pp. 1885-1984, 2016
  9. 2015

  10. Kejie Huang, Rong Zhao, Yong Lian. "A Low Power and High Sensing Margin Non-volatile Full Adder Using Racetrack Memory". IEEE Trans. on Circuits and Systems I: Regular Paper (TCASI), vol. 62, no. 4, pp.1109-1116, Apr. 2015.
  11. Ning Ning, Guoqi Li, Wei He, Kejie Huang, Li Pan, Kiruthika Ramanathan, Rong Zhao,
    Luping Shi. "Modeling Neuromorphic Persistent Firing Networks". International Journal of Intelligence Science, 5, 89-101, 2015.
  12. 2014

  13. Kejie Huang, Yajun Ha, Rong Zhao, Akash Kumar, Yong Lian. "A Low Active Leakage and High Reliability Phase Change Memory (PCM) based Non-Volatile FPGA Storage Element". IEEE Trans. Circuits and Systems I: Regular Paper (TCASI), vol.61, no.9, pp.2605-2613, Sep. 2014.
  14. Kejie Huang, Rong Zhao, Ning Ning, Yong Lian. "A Low Power Localized 2T1R STT-MRAM Array with Pipelined Quad Phase Saving Scheme for Zero Sleep Power Systems". IEEE Trans. Circuits and Systems I: Regular Paper (TCASI), vol.61, no.9, pp.2514-1623, Sep. 2014.
  15. Kejie Huang, Ning Ning, Yong Lian. "Optimization Scheme to Minimize Reference Resistance Distribution of Spin-transfer-torque MRAM". IEEE Trans. Very Large Scale Integration (VLSI) Systems (TVLSI), vol.22, no.5, pp.1179-1182, May 2014.
  16. Wei He^, Kejie Huang^, et al. Enabling an Integrated Rate-temporal Learning Scheme on Memristor. Scientific Reports (SR) 4. ^Equal contribution.
  17. Tae Hoon Lee, Desmond Loke, Kejie Huang, Wei-Jie Wang, Stephen R. Elliott. "Tailoring Transient-amorphous States: Towards Fast and Power-efficient Phase-change Memories and Neuromorphic Computing". Advanced Materials (AM).
  18. 2013

  19. Kejie Huang, Yong Lian. "A Low Power Low Vdd Non-volatile Flip-flop using STT-MRAM". IEEE Trans. on Nanotechnology (TNANO), vol.12, no.6, pp.1094-1103, Nov. 2013.

Conference


2017

  1. Kejie Huang, Rong Zhao. "Domain-Wall Racetrack Memory for In-Memory Computing". In 50th International Symposium on Circuits and Systems (ISCAS), 28-31 May, 2017.
  2. 2014

  3. Kejie Huang, Rong Zhao. "Low Power Computing Using Resistive Non-volatile Memories". In 14th Non-volatile Memory Technology Symposium (NVMTS), 27-29 October, 2014.
  4. Kejie Huang, Rong Zhao, Yong Lian. "STT-MRAM based Low Power Synchronous non-volatile Logic with Timing Demultiplexing". In 10th ACM/IEEE International Symposium on Nanoscale Architectures (NANOARCH), 8-10 July, 2014.
  5. 2012

  6. Ning Ning, Kejie Huang, Luping Shi. "Arti cial Neuron with Somatic and Axonal Computation Units: Axon as a Slow Leaky Integrator Complementry to the fast somatic integration". In 2012 International Joint Conference on Neural Networks (IJCNN), 10-15 June, 2012
  7. 2011

  8. Ning Ning, Yi Kaijun, Huang Kejie, Shi Luping. "Axonal Slow Integration Induced Persistent Firing Neuron Model and Spiking Network". In Neural Information Processing. Springer Berlin Heidelberg, 2011.

Book Chapter


2011

  1. Kejie Huang, Yin Zhou, Xiaobo Wu, Wentai Liu and Zhi Yang. "Design and Optimization of Inductive Power Link for Biomedical Applications". Applied Biomedical Engineering, ISBN: 978-953-307-256-2, 2011.