• Basic Info Search
  • Full Text Search
  • Full Text Search
  • Basic Info Search

Related People

Another batch
  • GUOWEI

    College of Information Science and Electronic Engineering

  • LING ZHANG

    College of Information Science and Electronic Engineering

  • Hongsheng Chen

    College of Information Science and Electronic Engineering

  • Ting Zhang

    College of Information Science and Electronic Engineering

  • SONGMOUPING

    College of Information Science and Electronic Engineering

  • Zhejiang university

    College of Information Science and Electronic Engineering

  • WEIXINGCHANG

    College of Information Science and Electronic Engineering

  • JINXIAOFENG

    College of Information Science and Electronic Engineering

  • WANG WEI

    College of Information Science and Electronic Engineering

  • Cheng Lei

    College of Information Science and Electronic Engineering


2025-01-28
:22295
Peng LIU Ph.D.
Professor | Doctoral supervisor
  • 0086-571-8795-3170
  • 38 Zheda Road, Dept. of ISEE, Zhejiang University
    • Computer Architectures, Parallel Computer Architectures, VLSI Design, Hardware Security, Artificial Intelligence, Quantum Computing

Peng LIU received the B.Eng. and M.Eng. degrees in optical engineering from Zhejiang University, in 1992 and 1996, respectively, and the Ph.D. degree in communication and electronic engineering from Zhejiang University, China, in 1999. He spent the 2009-2010 academic year as a Visiting Scholar at the University of Rochester working on high-performance computer architecture.

His research interests include processor and prototype chip designs, VLSI design, communication and coherence substrate, parallel computer architectures, and underlying hardware implementation challenges. On-going projects are listed as follows:

  1. Energy-efficient and security RISC processor Gemini, multi-mode superscalar RISC processor POLLUX, and the new-generation RISC/DSP processor MediaDSP6400.

  2. Energy-efficient multiprocessor system-on-chip for programmable shared memory and application-driven extreme-scale computing design.

  3. Develop a flexible substrate with scalable cache coherence, high-performance sequential memory consistency, and an easy-to-use development and debugging environment.

  4. Explore the design space of on-chip interconnection networks and high-speed SerDes.

  5. Domain-Specific Processors.

Summer Internships: Unfortunately, I cannot provide summer internships for undergraduate students from other universities, and applications for such internships will be discarded.

微信扫一扫:分享

Scan me!

微信里点“发现”,扫一下

二维码便可将本文分享至朋友圈。